

## CACHE MEMORY, PROCESSOR AND CACHE CONTROL METHOD

CROSS REFERENCE TO RELATED APPLICATIONS

This application claims benefit of priority under  
5 35USC§119 to Japanese Patent Application No. 2002-315896,  
filed on October 30, 2002, the entire contents of which are  
incorporated by reference herein.

BACKGROUND OF THE INVENTION10 Field of the Invention

The present invention relates to a cache memory, a  
processor for embedding the cache memory, and a cache  
control method of the cache memory.

15 Related Background Art

Operational speed of a CPU is going to become fast.  
Because it is impossible to operate a memory at speed higher  
than the CPU, a cache memory is generally provided in order  
to compensate a speed difference between the CPU and the  
20 memory.

A portion of data which has been stored or is to be  
stored in a main memory is stored in the cache memory in  
principle. Data in the cache memory maintains consistency  
with data in the main memory. Accordingly, data which has  
25 been stored in the cache memory and is not yet stored in the  
main memory has to be written back to the main memory, prior  
to update of the cache memory.

An ordinary main memory is composed of a plurality of  
ways which have a plurality of indexes and are arranged in  
30 parallel.

Although the cache memory is a memory faster than the  
main memory, a possibility in which cache miss occurs  
becomes very high, depending on a program executing by the  
CPU. Especially, in the case of continuously accessing  
35 different addresses more than the number of ways, cache miss  
may continuously occur. Therefore, it may take excess time

for memory access.

As mentioned above, there is a likelihood that high performance of the cache memory is not effectively used depending on programs.

5

#### SUMMARY OF THE INVENTION

A cache memory according to one embodiment of the present invention, comprising:

10 a data storage capable of storing data which requires consistency of data with a main memory; and

a storage controller which controls to store data which does not require consistency of data with said main memory in an arbitrary data region in said data storage.

15

#### BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a block diagram showing internal configurations according to one embodiment of a cache memory of the present invention.

Fig. 2 is a diagram explaining a direct map cache.

20 Fig. 3 is a diagram explaining an n-way set associative cache.

Fig. 4 is a diagram explaining a look-aside type.

Fig. 5 is a diagram explaining a look-through type.

25 Fig. 6 is a diagram showing one example of a program using a portion of a cache memory according to the present embodiment as a fixed address memory.

#### DESCRIPTION OF THE PREFERRED EMBODIMENTS

30 Hereinafter, a cache memory, a processor and a cache control method according to the present invention will be more specifically described with reference to drawings.

Fig. 1 is a block diagram showing internal configurations of a cache memory 21 according to one embodiment of the present invention. The cache memory 21 of  
35 Fig. 1 is an n-way set associative cache shown in Fig. 3. The n-way set associative cache has a plurality of direct

map caches arranged in parallel in which replacement candidates in cache lines are decided by middle bit strings of addresses, i.e. indexes. The replacement candidates are provided for n pieces of ways.

5        Each cell shown in Figs. 2 and 3 corresponds to a cache line. When a certain address is designated, the cache lines of n pieces of ways corresponding to the middle bit string (index) of the address become candidates for access. The cache memory 21 is accessed in unit of a line.

10        Data capacity of the cache memory 21 according to the present embodiment is expressed by size of the cache line \* the number of indexes \* the number of ways.

15        The cache memory 21 of Fig. 1 has a data memory 1 for storing data, a tag memory 2 for storing address information of data, and a cache controller 3 for determining whether or not to hit to the cache memory 21.

20        The tag memory 2 has a plurality of PFN (Page Frame Number) unit 4 each being provided for each way, which stores the respective PFNs, and a refill information storage for storing refill information of the cache memory 21. The refill information storage 5 is provided for, for example, each index.

25        Here, the refill information is information indicative of occurrence orders of refill in the ways. For example, when two ways exist, if the way refilled immediately before is "0", it is assumed that "0" is stored in the refill information storage 5. If the way refilled immediately before is "1", it is assumed that "1" is stored in the refill information storage 5 in the refill information storage 5. This is only one example.

30        At this state, it is assumed that cache access by one index misses, the refill has been occurred, and the refill information storage 5 corresponding to the index is "0". In this case, at next refill time, the way 1 is replaced, and 35        "1" is stored in the refill information storage 5.

When the refill of the same index occurs afterward,

because "1" is stored in the refill information storage 5, the way 0 in which time passed after the refill is long is replaced.

The refill information storage 5 may be provided for each index, or provided for each PFN unit 4.

A plurality of PFN units 4 have a plurality of regions designated by indexes, and upper addresses of the addresses (PFN) are stored in the regions.

The tag memory 2 has various flags such as a valid bit showing that the cache line is valid. Because these flags are not related to operations of the present embodiment, explanation will be omitted.

Although internal configuration of the data memory 1 is omitted in Fig. 1, the data memory 1 is composed of a plurality of ways which are arranged in parallel and include a plurality of indexes, similarly to the tag memory 2.

The cache memory controller 3 has a hit detector & encoder 6, a fixed address memory designating unit 7 and a refill object generator 8.

The hit detector & encoder 6 determines that the PFN of the designated address coincides with the PFNs in the PFN units corresponding to the index of the same address in order to specify the coincided PFN unit 4. The fixed address memory designating unit 7 specifies an address used as the fixed address memory (hereinafter, called as a fixed address) when a portion of the cache memory 21 is used as the fixed address memory which does not require consistency of data with the main memory, and determines whether or not the address designated from outside coincides with the fixed address.

More specifically, the fixed address memory designating unit 7 has a fixed address storage 9 for storing the fixed addresses, a fixed address flag storage 10 for storing flag information indicative of whether or not to store the fixed address, and a multiplexer 11 for selecting either the PFN stored in the PFN unit 4 or the fixed address.

The fixed address storage 9 and the fixed address flag storage 10 store a value designated by a store instruction described in a program as described later. Accordingly, programmers can arbitrarily specify values stored in the  
 5 fixed address storage 9 and the fixed address flag storage 10.

The fixed address memory is allocated at address range different from the address range allocated on reality for a main memory and I/O devices. The programmers can designate  
 10 arbitrary addresses in the allocated address range.

The refill object generator 8 selects a way to be cached based on a function  $f(R, C)$  using the refill information stored in the refill information storage 5 and the flag information stored in the fixed address flag  
 15 storage 10 as parameters. Concrete forms of the function  $f(R, C)$  are not limited. For example, the way in which time passed after lastly performing the refill is the longest may be selected.

There are a look-aside type and a look-through type as  
 20 connection methods of the cache memory 21. The look-aside type is the method in which the cache memory 21 and main memory 12 are directly connected to the system bus, as shown in Fig. 4. On the other hand, the look-through type is the method in which dedicated buses are provided between the CPU  
 25 13 and the cache memory 21, and between the cache memory 21 and the main memory 21, as shown in Fig. 5.

There are a write-through writing method and a write-back writing method as writing methods of the cache memory 21. The write-through writing method is a method which  
 30 writes data to the cache memory 21 and the main memory 12 at the same time. On the other hand, the write-back writing method is a method which writes data to the cache memory 21 prior to the main memory 12, and writes back to the main memory 12 when the written cache line is rewritten.

35 The cache memory 21 combining the look-aside type connection method and the write-through writing method is

used in the present embodiment. Therefore, it is possible to maintain consistency of data between the main memory 12 and the cache memory 21. Even if a portion of the ways in the cache memory 21 is used as the fixed address memory, there is no likelihood in which consistency of data is lost.

Fig. 6 is a diagram showing one example of the program using a portion of the cache memory 21 of the present embodiment as the fixed address memory. Fig. 6 shows an example in which a line size is 64 byte, the number of ways is four, and the number of indexes is 1024. The specified memory address R0 is used for setting data in the fixed address storage 9 and the fixed address flag storage 10 of the corresponding way. For example, when "0x20000001" is set to the memory address R0, upper 16 bits "2000" is stored in the fixed address storage 9, and a least significant bit "1" is set to the fixed address flag storage 10.

First of all, in step S1, "0x60000001" is loaded in a register rA. Next, in step S2, contents of the register rA are stored in the memory address R0. By storing data in the memory address R0, the corresponding values are stored in the fixed address storage 9 and the fixed address flag storage 10 of the way 0 in Fig. 1, respectively. Accordingly, at time point of executing step S2, the PFN "6000" of the "0x60000001" is stored in the fixed address storage 9, and the least significant bit "1" is stored in the fixed address flag storage 10.

By executing the processings of steps S1 and S2, it is designated that memory area after "0x60000000" is used as the fixed address memory.

In the case of using the cache memory 21 as the fixed address memory, first of all, initialization of the corresponding addresss is performed. First of all, "0x60000000" is loaded to the register rA. Next, in step S4, an initial value designated by the register r0 is stored in an address designated by the register rA.

Next, in step S5, the value of the register rA is

incremented for four bytes. Next, in step S6, the value of the register Rc for counting the number of repetitions is decremented by "1". Next, in step S7, until when the value designated by the register Rc becomes zero, the processings  
5 of steps S4-S7 are repeated.

With the processings of steps S3-S7, it is possible to initialize memory area used as the fixed address memory.

As described above, according to the present embodiment, it is possible to use the cache memory 21 as the  
10 fixed address memory in unit of one way, depending on an arbitrary designation of the programmers. Because of this, it is possible to use a portion of the cache memory 21 as a high speed memory which does not require consistency of data with the main memory.

15 Furthermore, according to the present embodiment, the cache memory 21 combining the look-aside type connection method and the write-through writing method is used. Because of this, even if a portion of the cache memory 21 is used as the fixed address memory, there is no likelihood that  
20 consistency of data with the main memory is lost.

The above-mentioned cache memory 21 may be embedded in the processor, or provided separate from the processor. Or an only portion of the cache memory 21 (for example, the tag memory 2 and the cache controller 3) may be embedded in the  
25 processor.

The instruction string showing in Fig. 6 is only one example. The present invention is applicable to various processors such as an RISC type and a CISC type.

Furthermore, the cache controller 3 of Fig. 1 may be  
30 realized by software.